Selective low temperature microcap packaging technique through flip chip and wafer level alignment

نویسنده

  • C T Pan
چکیده

In this study, a new technique of selective microcap bonding for packaging 3-D MEMS (Micro Electro Mechanical Systems) devices is presented. Microcap bonding on a selected area of the host wafer was successfully demonstrated through flip chip and wafer level alignment. A passivation treatment was developed to separate the microcap from the carrier wafer. A thick metal nickel (Ni) microcap was fabricated by an electroplating process. Its stiffness is superior to that of thin film poly-silicon made by the surface micromachining technique. For the selective microcap packaging process, photo definable materials served as the intermediate adhesive layer between the host wafer and the metal microcap on the carrier wafer. Several types of photo definable material used as the adhesive layer were tested and characterized for bonding strength. The experimental result shows that excellent bonding strength at low bonding temperature can be achieved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Laser Ablation – Emerging Patterning Technology for Advanced Packaging

INTRODUCTION Wafer Level Packages have emerged as the fastest growing semiconductor packaging technology. Rather than a single solution, wafer level packaging technologies are a set of different solutions including flip-chip wafer bumping, electroplated gold, solder bumps and recent copper pillar technologies. These chips can be

متن کامل

Packaging Effect on Reliability of Cu/ Low k Damascene Structures

In this study, 3D finite element analysis (FEA) based on a multilevel sub-modeling approach in combination with highresolution moiré interferometry was employed to examine the packaging effect on low k interconnect reliability. First, 3D FEA was used to analyze the thermal deformation for a flipchip package and verified with high-resolution moiré interferometry. Then multi-level sub-modeling wa...

متن کامل

Design Rules for Wafer Level Packaging of MEMS, CMOS-MEMS Integration, and Smart Systems using Anodic Bonding and Lateral Feedthroughs

The advantages of wafer level packaging (WLP) are widely recognized across a range of applications MEMS, IC’s Smart systems, CMOS-MEMS integration, System on Chip (SoC), Package in Package (PiP), Package on Package (PoP ) etc. Key benefits include true chip-size package, reduced cost of interconnects (by creating at wafer-level rather than back-end chip-scale packaging), and minimising test and...

متن کامل

Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging

The demands for electronic packages with lower profile, lighter weight, and higher input/ output (I/O) density have led to rapid expansion in flip chip, chip scale package (CSP) and wafer level packaging (WLP) technologies. The urgent demand high I/O density and good reliability characteristics have led to the evolution of ultra high-density non-solder interconnection, such as wire interconnect...

متن کامل

Flip-chip alignment with a dual imaging system using a visual servoing method

IC chip has gradually become smaller and smaller, and thus it requires high packaging density. In chip packaging, accurate alignment of electronic components with respect to PCB is crucial for high quality packaging, especially in flipchip assembly. In this paper, vision system is used to provide relative pose information between flip-chip and substrate. Based on this information, these two par...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004